PCT

Santa Clara, CA 95052 (US).

(30) Priority Data: 08/083.841

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 5:
G11C 16/06, H02M 3/07
A1
(43) International Publication Number: WO 95/00953
(43) International Publication Date: 5 January 1995 (05.01.95)

US

(21) International Application Number: PCT/US94/06022

(22) International Filing Date: 27 May 1994 (27.05.94)

28 June 1993 (28.06.93)

27 May 1994 (27.05.94)

(71) Applicant: NATIONAL SEMICONDUCTOR CORPORA-TION [US/US]; M/S 16-135, 2900 Semiconductor Drive,


(72) Inventor: RAPP, A., Karl; 111 Hollycrest Drive, Los Gatos, CA 95032 (US).

(74) Agent: RODDY, Richard, J.; National Semiconductor Corporation, 2900 Semiconductor Drive, Santa Clara, CA 95052-8090 (US). (81) Designated States: JP, KR, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

Published

With international search report.

(54) Title: CONSTANT HIGH VOLTAGE GENERATOR



(57) Abstract

3

A high-voltage generator circuit produces a high voltage that is employed in the operation of an electrically-erasable, programmable read only memory. The circuit is described for MOS implementation as an on chip construction. A charge pump composed of a plurality of stages is driven by a plural-phase-clock-signal operated from a four-phase clock-signal generator which has a frequency determined by an input current. A comparator having an output current that is related to a differential input displays a truncated response; the output current is zero for zero differential input and a maximum output current when the noninverting input potential substantially exceeds the inverting input potential. The noninverting input is coupled to a reference potential and the inverting input is coupled to receive a controlled fraction of the high voltage produced by the charge pump. At start-up, the high voltage is zero and the comparator applies a maximum current to the clock generator which thereby operates at maximum frequency and minimizes startup time. After start-up, the clock frequency will be proportional to the current drawn from the high-voltage generator circuit.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	GB	United Kingdom	MR	Mauritania
AU	Australia	GE	Georgia	MW	Malawi
BB	Barbados	GN	Guinea	NE	Niger
BE	Belgium	GR	Greece	NL	Netherlands
BF	Burkina Faso	HU	Hungary	NO	Norway
BG	Bulgaria	Œ	Ireland	NZ	New Zealand
BJ	Benin	П	Italy	PL	Poland
BR	Brazil	JP	Japan	PT	Portugal
BY	Belarus	KE	Kenya	RO	Romania
CA	Canada	KG	Kyrgystan	RU	Russian Federation
CF	Central African Republic	KP	Democratic People's Republic	SD	Sudan
CG	Congo		of Korea	SE	Sweden
CH	Switzerland	KR	Republic of Korea	SI	Slovenia
CI	Côte d'Ivoire	KZ	Kazakhstan	SK	Slovakia
CM	Cameroon	LI	Liechtenstein	SN	Senegal
CN	China	LK	Sri Lanka	TD	Chad
cs	Czechoslovakia	LU	Luxembourg	TG	Togo
CZ	Czech Republic	LV	Latvia	TJ	Tajikistan
DE	Germany	MC	Monaco	TT	Trinidad and Tobago
DK	Denmark	MD	Republic of Moldova	UA	Ukraine
ES	Spain	MG	Madagascar	US	United States of America
FI	Finland	ML	Mali	UZ	Uzbekistan
FR	France	MN	Mongolia	VN	Viet Nam
GA	Gabon				

10

15

20

25

CONSTANT HIGH VOLTAGE GENERATOR

Background of the Invention

The invention broadly relates to electrically erasable programmable read only memory (EEPROM) devices. It specifically is directed to the $V_{\rm pp}$ high voltage generator employed for such devices. $V_{\rm pp}$ is typically about 15 volts produced by a charge pump in an on-chip integrated circuit configuration. A charge pump is ordinarily employed to boost the typically 3- or 5-volt operating supply to the desired value. Desirably, the charge pump and other chip circuits should be operative down to about a 2 volt supply level and be capable of producing the 15 volt $V_{\rm pp}$.

This invention makes use of a copending patent application, serial no. 08/070,614, filed 02 June , 1993, titled SELF-TIMING FOUR-PHASE CLOCK GENERATOR. This application is directed to a clock generator having four phases that are employed to drive a charge-pump high-voltage generator. The clock frequency is directly proportional to an input current. The teaching in this application is incorporared herein by reference.

Summary of the Invention

It is an object of the invention to produce a controlled high-voltage level by means of a charge pump driven from a current-sensitive clock generator.

It is a further object of the invention to produce a frequency-controlled, high-voltage generator by means of a sharge pump driven from a variable-frequency, surrent-sensitive, clock-signal generator which responds to a current-produce a frequency-controlled, high-voltage generator by means of a charge pump driven from a variable-frequency, current-sensitive, clock-signal generator which responds to a current-producing comparator.

These and other objects are achieved in the following manner. A plural-stage charge pump is driven from a plural-phase clock-signal generator which produces a clock frequency that is proportional to an input current. The high voltage is applied to a voltage divider, the output of which is 10 connected to the inverting input of a comparator having an output current proportional to the differential input. The noninverting comparator input is connected to a band-gap reference potential source which provides a stable, temperature- and supply-voltage independent reference voltage. At startup, when 15 $V_{\rm pp}$ is zero, the comparator output current will saturate at its highest value because of the large difference in input voltages. The clock oscillator will be driven to its highest frequency as a result. Since a charge pump will develop an elevated output after a number of clock cycles, its output will 20 quickly rise. When $V_{
m pp}$ has risen to its desired value and the voltage-divider output has risen to equal the band-gap reference potential, the comparator output current will go to zero and the clock will stop. As long as $V_{\mbox{\footnotesize{pp}}}$ is at its desired value, the comparator output will remain at zero. However, when current is 25 drawn from ${
m V}_{
m pp}$, the ${
m V}_{
m pp}$ level will begin to fall and the comparator will produce an output current so that the clock generator will produce a clock signal. The clock frequency will be adjusted by the feedback circuit so that the charge pump will

replenish the drop in $V_{\rm pp}$ due to current drain. Thus, the charge-pump frequency will be controlled so that the desired $V_{\rm pp}$ level is maintained, independent of the magnitude of current drain.

5 Brief Description of the Drawing

Figure 1 is a block diagram of the overall $\boldsymbol{v}_{\text{pp}}$ voltage-regulator circuit.

Figure 2 is a graph showing the truncated response of the voltage comparator.

Figure 3 is a graph showing the waveforms for a four-phase clock signal.

Figure 4 is a schematic diagram of a charge-pump element.

Figure 5 is a block diagram of a charge pump 15 suitable for use in the figure 1 block diagram.

Description of the Invention

gram of a V_{pp} voltage generator, the output voltage appears at terminal 10. Capacitor 16 is the V_{pp} output voltage supply

20 filter capacitor. The V_{pp} output is developed by a charge pump 11 which will be described in more detail subsequently. A voltage divider, composed of resistors 12 and 13, produces a controlled fraction of V_{pp} at node 14. In a typical system, this fraction is about 1/12.5. This fraction is applied to the inverting

25 input of comparator 15 which provides a controlled-current output as shown by current source 15'. A band gap-reference 17 is connected to the noninverting input of comparator 15. Comparator 15 applies a current to a four-phase clock generator

5

10

15

20

25

capacitance. Transistor 30 is one of the bucket-brigade capacitances that contributes charge to be $V_{\rm pp}$ output current. Transistor 29 serves only to aid the charging of the gate of transistor 27.

The second pump element, which receives clocks A and D, is composed of N channel transistors 31 and 32. N channel depletion transistors 33 and 34 have their source and drain electrodes shorted together so that they too function as capacitors. Transistor 34 is made larger than transistor 33 by a factor in excess of about 40 so that it provides a proportionately larger capacitance.

As can be seen from figure 3, clocks B and D are alternately high so that transistors 27 and 31 are alternately turned on. Transistor 27 will charge capacitor 30 during the time interval when clock C is low. It will be noted that when clock C is initially driven low, node 22 is pulled down thereby turning transistor 28 off. Thus, capacitor 30 will charge. Then, when clock C goes high, node 22 will rise and turn transistor 28 on, so that the gate of transistor 27 is connected to its drain. In this state, transistor 27 will be unilaterally conductive so that capacitor 30 cannot discharge through transistor 27. This action traps the charge on capacitor 30. After a sufficient number of clock cycles, node 22 will rise and approach a level of about the potential at terminal 20 plus a substantial portion of the peak voltage of clock C.

After capacitor 30 has been incrementally charged, clock D will go high and capacitor 33 will couple

WO 95/00953

the pulse to transistor 31 so as to turn it on. This occurs after clock A goes low so as to pull terminal 21 low, thereby turning transistor 32 off. During the clock D high, capacitor 34 will charge through transistor 31 from node 22. Then, when clock A goes high, the pulse at terminal 21 will turn transistor 32 on so that the gate of transistor 31 is returned to its drain thereby rendering transistor 31 unidirectionally conductive and the charge on capacitor 34 will be blocked. After a sufficient number of clock cycles, capacitor 34 will charge to a level approaching the clock A peak value above the level of node 22. Thus, a nearly clock peak voltage will be added to the nearly peak voltage at node 22. Thus, an increment of nearly two clock peak voltages will be developed at terminal 21.

Clearly, a number of figure 4 stages can be

15 cascaded so as to develop any desired output voltage. As shown in the block diagram of figure 5, seven such stages comprise block 11 of figure 1. These stages are shown being operated from the four clock phases from generator 18. Each of pump stages 36 through 42 comprise the circuit of figure 3. With

20 this number of stages, the circuit of figure 3 can easily operate down to a two volt VDD level. A two volt input at terminal 20 needs to be multiplied only 7.5 times to achieve a 15 volt Vpp. The seven stages shown can provide this output after a relatively few number of clock cycles. N channel

25 transistor 43, which has its gate connected to its drain, acts as a one way coupling device that will pass the positive voltage out of pump element 42 to terminal 10.

The invention has been described and a preferred

WO 95/00953 PCT/US94/06022

8

embodiment detailed. When a person skilled in the art reads the foregoing description, alternatives and equivalents, within the spirit and intent of the invention, will be apparent. Accordingly, it is intended that the scope of the invention be limited only by the claims that follow.

5

I claim:

- l. A high-voltage generator circuit for use with electrically erasable programmable read only memory systems, said circuit comprising:
- a plural-phase-clock-signal generator for generating clock phases in response to a current input;
 - a charge pump responsive to said plural phase clock signal to produce said high voltage; and
- a comparator having an output current

 10 coupled to said clock-signal generator, a noninverting input
 coupled to a source of reference potential and an inverting
 input coupled to receive a controlled fraction of said high
 voltage whereby said circuit produces a stable operating
 condition wherein said fraction of said high voltage substan
 15 tially equals said reference potential.
 - 2. The high voltage generator circuit of claim l wherein said comparator current controls the frequency of said clock signal generator.
- 3. The high voltage generator circuit of claim 20 2 wherein said comparator has a truncated response of zero for the condition of equal input voltages and a substantial-value maximum current when said noninverting input substantially exceeds said inverting input.
- 4. The high-voltage generator circuit of claim 3 wherein said clock generator frequency is zero when said comparator noninverting and inverting inputs are at the same potential.

5

5. The high voltage generator circuit of claim 4 wherein the extraction of current from said high voltage generator circuit acts to reduce said high voltage whereby unbalance of said comparator provides a current to said clock generator which in turn operates said charge pump thereby ensuring a charge pump operating frequency that is proportional to said extraction of current.

INTERNATIONAL SEARCH REPORT

International application No. PCT/US 94/06022

A. CLASSIFICATION OF SUBJECT MATTER IPC 5 G11C16/06 H02M3, H02M3/07 According to International Patent Classification (IPC) or to both national classification and IPC Minimum documentation searched (classification system followed by classification symbols) G11C H02M IPC 5 Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Electronic data base consulted during the international search (name of data base and, where practical, search terms used) C. DOCUMENTS CONSIDERED TO BE RELEVANT Category * Citation of document, with indication, where appropriate, of the relevant passages Relevant to claim No. P,X WO, A, 93 14555 (SIERRA SEMICONDUCTOR BV) 22 1,2 July 1993 P,A see page 4, line 27 - page 5, line 10; 3-5 claim 1; figure 1 GB,A,2 035 629 (RCA CORPORATION) 18 June 1,2 1980 see the whole document 3-5 EP,A,O 297 545 (HITACHI LTD) 4 January 1,2 see column 4, line 35 - column 8, line 55; figures 1-5 US, A, 4 631 421 (INOUE ET AL) 23 December 1-4 1986 see column 1, line 61 - column 2, line 26; figures -/--X Further documents are listed in the continuation of box C. Patent family members are listed in annex. Special categories of cited documents: "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the document defining the general state of the art which is not considered to be of particular relevance "E" earlier document but published on or after the international "X" document of particular relevance: the claimed invention filing date cannot be considered novel or cannot be considered to "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such docu-ments, such combination being obvious to a person skilled 'O' document referring to an oral disclosure, use, exhibition or document published prior to the international filing date but later than the priority date claimed in the art. "&" document member of the same patent family Date of the actual completion of the international search Date of mailing of the international search report 12 September 1994 Name and mailing address of the ISA Authorized officer European Patent Office, P.B. 5818 Patentiaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Cummings, A Fax: (+31-70) 340-3016

Form PCT/ISA/218 (second sheet) (July 1992)

1

INTERNATIONAL SEARCH REPORT

International application No. PCT/US 94/06022

		PCT/US 94	1/06022
	ation) DOCUMENTS CONSIDERED TO BE RELEVANT		,
Category *	Citation of document, with indication, where appropriate, of the relevant passages		Relevant to claim No.
A	EP,A,O 350 462 (SGS-THOMSON MICROELECTRONICS SRL) 10 January 1990 see column 3, line 21 - column 4, line 65; figure 2		1,2,4
	figure 2 IEEE INTERNATIONAL SOLID STATE CIRCUITS CONFERENCE., vol.35, February 1992, NEW YORK US pages 152 - 153 KURIYAMA ET AL 'A 5V-only 0.6um Flash EEPROM with row decoder scheme in triple-well structure' see figure 3		
		·	

1

Form PCT/ISA/210 (continuation of second sheet) (July 1992)

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No. PCT/US 94/06022

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
WO-A-9314555	22-07-93	NL-A- 920005	7 02-08-93
GB-A-2035629	18-06-80	US-A- 422200 US-A- 423619 AU-B- 52349 AU-A- 467947 CA-A- 112054 DE-A- 294776 FR-A,B 244315 JP-C- 132717 JP-A- 5507437 JP-B- 6005355	9 25-11-80 3 29-07-82 9 24-01-80 1 23-03-82 1 04-06-80 9 27-06-80 76 16-07-86 76 04-06-80
EP-A-0297545	04-01-89	JP-A- 100886 JP-A- 113655 DE-A- 387033 US-A- 484142	29-05-89 27-05-92
US-A-4631421	23-12-86	NONE	
EP-A-0350462	10-01-90	DE-D- 6891059 DE-T- 6891059 JP-A- 206526 US-A- 493382	97 03-03-94 59 05-03-90